


-88-



Holdress lines are	common to all six	LDB.

ENABLE fines are common from top to A	offew. II ?	
	71-3 11	ON BOARD TIE POINTS
	I	
	2	GND
	47 3	PIN 1 U1 - U4
	46 4	PIN 2 U1 - U4
VCC CLEAR AND DATA CUTTUTE 7415259	45 5	PIN 3 U1 - U4
	48 6	VCC (154DC)
	22 7	VCC (+5VDC)
A CLEAR & D	19 8	PIN 15 U1 - U4
Gas O1 G2 G2 G4 G4 G2 G2	18 9	PIN 14 U3
	10	PIN 14 U2
		KEY
	2111	PIN 13 U1 - U4
LATCH BIL QUITPUTS	2012	PIN 14 U4
Voc 48 44 47 38 34 37 198	1713	PIN 14 U1
H 10 10 11 11 19 6 6		
	4 ENABLE	LINES DER LOB.
	12 EMBLE	LINES PER DRAWER
1 1 2 3 4 5 6 7 GNO	3 Address	
TA TB TV ZA ZB ZV GND	2 DATA	LINES

1415259 TRUTH TABLES

FUNCTION TABLE

_	INPUT LEAR	Ğ	OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
	Н	L	D	α_{i0}	Addressable Laids
	н	н	Q _{iO}	Q _{iO}	Memory
*	L	L	D	L	8-Line Demultiplese
	L	н	L	L	Clear

LATCH SELECTION TABLE

SEL	SELECT INPUTS		LATCH
С	B	A	ADDRESSED
L	L	L	0
L	L	н	1
L	Н	L	2
L	н	н	3
н	L	L	4
Н	L	н	5
н	H	L	6
н	н	н	7

H ≅ high level, L ≅ low level

D = the level at the data input

Q_{i0} ≡ the level of Q_i (i = 0, 1, . . . 7, as appropriate) before the problem cated steady-state input conditions were established.